Senior Staff Engineer, DTCO

PhD in Electrical Engineering, Mechanical Engineering, Chemical Engineering, Materials Science and Engineering, Computer Science, Physics or related fields and 10+ years of industry experience.

Standard cell layout design and library generation skills.

RTL synthesis, place and route, and timing analysis skills.

DTCO modeling skills, from the logic standard cell to process design kit (PDK), including Library/Technology/Design Rule Check deck generation.

SRAM bit-cell design and macro simulation skills is a strong plus.

Understanding of power delivery network schemes.

We are looking for experienced technologists who will independently research and explore future logic technology paths, capabilities, and applications through design/system-technology optimization (DTCO).

The candidate will be a key technical member of the Logic Pathfinding Lab, part of the Samsung Semiconductor Inc (SSI) in San Jose.  He or she will join a team of experts in researching and evaluating advanced technology options, and assisting in knowledge / technology transfer to the Samsung Logic Technology Development (TD) in Korea. The successful candidate will be responsible for researching and evaluating new device architectures, materials, and integration schemes through chip design metrics to meet the need of sub-2nm technology nodes.  The candidate should have demonstrated skills and experience in standard cell architecture creation, logic cell library characterizations, Place and Route, Process Design Kit (PDK) generation, and a strong understanding of Logic process integration. The candidate should have excellent communication skills, and be able to collaborate with and guide multiple organizations, including research consortia.

Location: Daily onsite presence at our San Jose office/headquarters in alignment with our Flexible Work policy

Job ID: 42843

Reports to: Senior Director

Create and optimize standard cell architecture and libraries to enable new device scheme and technology Performance, Power, Area, Cost (PPAC) assessment.