renesaselectronics

Digital Design Engineer

Apply Now

At a Glance

Location
Plano, Texas, United States
Employment
Full-time
Experience
2+ years
Posted
2026-03-17T16:47:29.491Z

Key Requirements

Required Skills

Linux

Domain Knowledge

  • Engineering

Requirements

BS with up to 2 years experience or a recent MS grad with no experience in Electronics or Electrical Engineering with focus on digital IC design.

Experience with a full design cycle from architecture to place and route.

Hands on experience with HDL. Verilog, system verilog or VHDL.

Excellent logical reasoning and a quick learner with good communication skills.

Good in scripting using TCL, Perl. Comfortable with Unix, Linux environment.

Exposure to the industry standard tools in VLSI digital design will be preferred.

Compensation & Benefits

Renesas is an embedded semiconductor solution provider driven by its Purpose ‘

To Make Our Lives Easier

.’ As the industry’s leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded Processing, Analog & Connectivity, and Power.

With a diverse team of over 22,000 professionals in more than 30 countries, we continue to expand our boundaries to offer enhanced user experiences through digitalization and usher into a new era of innovation. We design and develop sustainable, power-efficient solutions today that help people and communities thrive tomorrow, ‘

To Make Our Lives Easier

.’

Responsibilities

Plano, TX

ENTRY LEVEL -

BS with up to 2 years experience or a recent MS grad with no experience in Electronics or Electrical Engineering with focus on digital IC design.

As a Digital Design Engineer, you will be responsible for the digital design and RTL coding using Verilog or System Verilog. Integrating modules at SoC and work hands-on in the development cycle, especially in frontend domain until tapeout, this includes RTL coding, CDC, Lint, synthesis, STA, DFT. Debug and fix functional issues in RTL and develop scripts to automate frequently used processes. You will be expected to validate all the digital design functionality on silicon and debug and find innovative solutions.